

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignita 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAME		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION N		
09/691,083	10/18/2000	Milton J. Boden JR.	IR1444 Div. (2-2480)	7041	
2352	7590 08/18/2003				
0	IK FABER GERB & SO	EXAMINER			
	JE OF THE AMERICAS NY 100368403	KEBEDE, BROOK			
			ART UNIT	PAPER NUMBER	
		·	2823		
		DATE MAIL ED: 09/19/2003	DATE MAIL ED: 08/18/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

			Applicati	on N .	Applicant(s)	<u> </u>				
•			09/691,0		BODEN ET AL.	Qu				
Office Action Summary		Office Action Summary	Examine		Art Unit					
		•	Brook Ke		2823					
		The MAILING DATE fthis c mmunication app				ss				
Perio	d fo	r Reply			·					
TI - - - -	HE I Exter after If the If NC Failu Any r eame	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we ree to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	36(a). In no ev within the stat vill apply and w cause the app	ent, however, may a reply buttery minimum of thirty (30) ill expire SIX (6) MONTHS folication to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this commu	inication.				
1)	\boxtimes	Responsive to communication(s) filed on 30 h	<i>1ay 2003</i> .							
2a)	\boxtimes	This action is FINAL . 2b) Thi	is action is	non-final.						
,	□ 	Since this application is in condition for allowa closed in accordance with the practice under				erits is				
•		on of Claims	l'	•						
4)		Claim(s) 1.3-7.9 and 11-13 is/are pending in the	• •							
5 \	_	4a) Of the above claim(s) is/are withdrawn from consideration.								
	Claim(s) is/are allowed.									
		☑ Claim(s) <u>1,3-7,9 and 11-13</u> is/are rejected. ☐ Claim(s) is/are objected to.								
•		Claim(s) are subject to restriction and/or	r election r	equirement						
		on Papers	Ciocuciii	oquiroment.						
9)	□.	The specification is objected to by the Examiner	•.							
10)	□.	Fhe drawing(s) filed on is/are: a)□ accep	ted or b)	objected to by the E	xaminer.					
		Applicant may not request that any objection to the	drawing(s)	be held in abeyance.	See 37 CFR 1.85(a).					
11)	□.	The proposed drawing correction filed on	.is: a) <u>□</u> a	pproved b)⊡ disap	proved by the Examiner.					
		If approved, corrected drawings are required in rep	ly to this O	fice action.						
12)	□.	The oath or declaration is objected to by the Exa	aminer.							
Priori	ty u	nder 35 U.S.C. §§ 119 and 120								
13)		Acknowledgment is made of a claim for foreign	priority ur	der 35 U.S.C. § 119	∂(a)-(d) or (f).					
	a)[☐ All b)☐ Some * c)☐ None of:								
		1. Certified copies of the priority documents have been received.								
		2. Certified copies of the priority documents have been received in Application No								
	* S	 Copies of the certified copies of the prior application from the International Bur ee the attached detailed Office action for a list of 	eau (PCT	Rule 17.2(a)).	·	ge				
14)[☐ A	cknowledgment is made of a claim for domestic	priority u	nder 35 U.S.C. § 11	9(e) (to a provisional app	olication).				
15)		The translation of the foreign language protections.								
Attachi	ment	(s)	-	-						
2) 🔲 t	Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	·		nary (PTO-413) Paper No(s) al Patent Application (PTO-15					

DETAILED ACTION

Specification

1. The amendment filed on May 30, 2003 is objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows:

Claims 1 recited the limitation "wherein said device is capable of complying with the test procedure for the measurement of single-event effects in semiconductor devices from heavy ion radiation" in lines 14-16. However, the recited limitation lacks support in the specification as originally filed. Applicants are required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claims 1, 3-7, 9, and 11-13 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 1 recited the limitation "wherein said device is capable of complying with the test procedure for the measurement of single-event effects in semiconductor devices from heavy ion

radiation" in lines 14-16. However, the recited limitation lacks support in the specification as originally filed. Therefore, the recited claim contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 3-7, 9, and 11-13 are also rejected as being dependent of the rejected base claim.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant are advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 1, 3-7, 9, and 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams (US/5,248,627) in view of Kalnitsky (US/5,418,174), and further in view of Wolf et al. (Silicon Processing for the VLSI Era, Process Integration, Volume 2, PP. 194-196, 1990).

The rejection that was set forth in Paper No. 16 is maintained and repeated herein below as record.

Art Unit: 2823

Re claims 1 and 9, Williams discloses a MOS gated device which is resistant to single event radiation failure and having improved total dose radiation resistance; said device comprising: a P-type substrate (10 20) having substantially flat, parallel upper (20) and lower (10) surfaces; a plurality of laterally spaced N-type body regions (82 40) extending from said upper surface into said substrate (20); at least one respective P-type source region (84) formed in each of said body regions (82) in said upper surface of said substrate (20) and defining a respective channel region (40) in said upper surface in said body region; a gate electrode (60) comprised p-type silicon including boron dopants (see Col. 2, lines 51-60) disposed atop and insulated from said channel region and operable to invert said channel region in response to the application of a suitable gate voltage to said gate electrode (60) said gate (60) being insulated form said cannel region (62) by a gate oxide layer (50) comprising silicon dioxide having a thickness of between 500 to 1000 angstroms; and a source electrode (84) disposed atop said first surface (20) and connected to each of said source regions (82); said gate electrode being comprised of P-type polysilicon; and an interlayer dielectric layer (6) formed atop gate electrode (60) and having openings (see Fig. 1) therein which said source drain regions (see Figs. 1-7 and also Col. 2, lines 52-68 through Col. 3, lines 1-7).

However, Williams does not specifically disclose the gate oxide layer being radiation hardened.

Kalnitsky discloses semiconductor device that has a gate (16) being insulated form said a cannel region by a gate dioxide layer (14) and said gate dioxide layer being radiation hardened (see Fig. 1 and Col. 1, lines 11-35). Kalnitsky discloses that "Ionizing radiation is known to produce defects in semiconductors. For example, radiation generates unwanted holes and

Art Unit: 2823

electrons in gate oxides and other oxide dielectric layers. Throughout the dielectric, radiation generates electron-hole pairs. Some of these electron-hole pairs will recombine while others will not, yielding free electrons and holes. If an irradiated dielectric is a gate oxide, by applying a negative voltage to the gate electrode, the electrons will move toward the substrate and the holes will move toward the gate electrode. If a positive voltage is applied to the gate electrode, the reverse will occur, the electrons will move toward the gate electrode and the holes will move toward the substrate. This movement of and subsequent trapping of electrons and holes on intrinsic trapping sites causes a shift in the threshold voltage due to the radiation. Radiation ultimately induces a build up of positive charge within the dielectric due to large capture cross-sections of hole traps. Various methods have been employed to form radiation hard gate oxides to compensate for the build up of positive charges and to prevent such shifts in the threshold voltage from occurring when the integrated circuit or device is subjected to radiation." (see Kalnitsky Col. 1, lines 10-35).

Page 5

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided Williams reference with radiation hardened gate oxide layer as taught by Kalnitsky because the process would have induced a build up of positive charge within the dielectric (i.e. gate oxide) due to large capture cross-sections of hole traps the radiation hardened gate oxide layer and as result shifts in the threshold voltage would have been prevented from occurring when the integrated circuit or device is subjected to radiation.

Art Unit: 2823

Although it is well-known in the art to provide doped oxide interlayer dielectric layer which deposited at low temperature such as BPSG, both Williams and Kalnitsky do not specifically disclose the low temperature doped oxide interlayer dielectric layer.

Wolf et al. disclose the use of silane based phosphorus-doped silicon oxide film which deposited at low temperature, a temperature between 350 – 450 °C, (i.e., doped LTO) that have been utilized ILD (interlayer dielectric). As Wolf et al. disclosed, the addition of phosphorous (i.e., dopant) to the film allows reflow to be performed at 1000 °C. Wolf et al. also disclosed silane-based BPSG and boron/phosphorous-doped TEOS also can be reflow at a temperature 850 °C or less and the film would have exhibited low stress and the tendency to crack in the film would have been avoided (see Wolf et al. Page 195-196).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided Williams reference with radiation hardened gate oxide layer as taught by Kalnitsky and low temperature doped oxide interlayer dielectric layer as thought by Wolf et al. because the process would have induced a build up of positive charge within the dielectric (i.e. gate oxide) due to large capture cross-sections of hole traps the radiation hardened gate oxide layer and as result shifts in the threshold voltage would have been prevented from occurring when the integrated circuit or device is subjected to radiation and the addition of dopant in low temperature oxide ILD would have been allowed the film or layer to reflow and 1000 °C in case of phosphorous-doped SiO₂ or to reflow below 850 °C in case of silane-based BPSG and boron/phosphorous-doped TEOS and the film would have exhibited low stress and the tendency to crack in the film would have been avoided.

Art Unit: 2823

Furthermore, newly added limitation ""wherein said device is capable of complying with the test procedure for the measurement of single-event effects in semiconductor devices from heavy ion radiation" has no support in the specification as indicated in Paragraph 1 and 3 herein above. Even if supported in the specification such limitation will have no patentable weight since the intended result would have been anticipated by the combination teachings of Williams '627, Kalnitsky '174 and Wolf et al. (see *In re Ackenbach*, 7 USPQ 268 (CCPA 1930). See also *In re King*, 231 USPQ 136 (Fed. Cir. 1986).

Re claim 3, as applied to claim 2 above, Williams and Kalnitsky in combination disclose all the claimed limitations including the limitation wherein said gate dielectric has a thickness of between 500 to 1000 angstroms (see Col. 4, lines 38-43).

Re claim 4, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein each of said N-type channel regions has a doping concentration corresponding to that of an approximately 100 KeV phosphorus implant at a dose of about 5.5E13 atoms/cm⁻² (see Col. 4, lines 15-29).

Re claim 5, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein each of said N-type channel regions has a doping concentration corresponding to that of an approximately 100 KeV phosphorus implant at a dose of about 8.0 E13 atoms/cm⁻² (see Col. 4, lines 15-29).

Re claim 6, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein said substrate (10 20) includes a chip of monocrystalline silicon at said lower surface of said substrate and an

Art Unit: 2823

epitaxial layer formed atop said chip and that is less heavily doped than said chip (see Figs. 6 and 7).

Re claim 7, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein said base region includes a portion adjacent to said upper surface that is more heavily doped than another portion of said base region that is adjacent to a lower boundary between said base region and said substrate (see Figs. 6 and 7).

Re claim 11, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation a passivation layer formed atop said source electrode (see Figs. 6 and 7).

Re claim 12, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein said passivation layer is comprised of low temperature oxide (see Figs. 6 and 7).

Re claim 13, as applied to claim 1 above, Williams, Kalnitsky and Wolf et al. in combination disclose all the claimed limitations including the limitation wherein said gate electrode has a doping concentration corresponding to that of an approximately 50 KeV boron implant of about 5E15 atoms/cm⁻² (see Figs. 6 and 7):

Response to Arguments

6. Applicants' arguments with respect to claims 1, 3-7, and 11-13 have been considered but are most in view of the new ground(s) of rejection set fort in Paragraph 3 herein above.

Even though, newly added limitation "wherein said device is capable of complying with the test procedure for the measurement of single-event effects in semiconductor devices from heavy ion radiation" has no support in the specification as indicated in Paragraph 1 and 3 herein above, such limitation will have no patentable weight since the intended result would have been anticipated by the combination teachings of Williams '627, Kalnitsky '174 and Wolf et al. (see *In re Ackenbach*, 7 USPQ 268 (CCPA 1930). See also *In re King*, 231 USPQ 136 (Fed. Cir. 1986).

Conclusion

7. Applicants' amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Correspondent

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The examiner can normally be reached on 8-5 Monday to Friday.

Art Unit: 2823

Page 10

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703) 306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

August 12, 2003

W. David Coleman Primary Examiner